We propose to replace the buried SiO 2 layer in silicon-on-insulator with a plasma synthesized diamond-like-carbon (DLC) thin film to mitigate the self-heating effects. The DLC films synthesized on silicon by a plasma immersion ion implantation & deposition process exhibit outstanding surface topography, and excellent insulating properties are maintained up to an annealing temperature of 900°C. Hence, the degree of graphitization in our DLC materials is insignificant during thin-film transistor processing and even in most annealing steps in conventional complementary metal oxide silicon processing. Using Si/ DLC direct bonding and the hydrogen-induced layer transfer method, a silicon-on-diamond structure has been fabricated. Cross-sectional high-resolution transmission electron microscopy reveals that the bonded interface is abrupt and the top Si layer exhibits nearly perfect single crystalline quality. A model is postulated to describe the reactions occurring at the interface during the annealing steps in Si-DLC wafer bonding.
Silicon-on-insulator (SOI) MOSFET is expected to replace conventional bulk silicon substrates in many microelectronic devices because it possesses many advantages such as the reduction of parasitic capacitance, excellent subthreshold slope, elimination of latch up, and resistance to radiation.
1 However, wider applications of SOI in ULSI is hampered by the self-heating effects caused by the poor thermal conductivity of the buried silicon dioxide layer. 2 Hence, it is important to explore alternative buried insulators with better thermal conductivity.
The ion-cutting technique that involves hydrogeninduced wafer cleavage and wafer bonding has become one of the major SOI fabrication techniques. 3 Using this technology, an insulator possessing higher thermal conductivity can substitute for the buried silicon dioxide. One of the interesting buried insulators is crystalline diamond with a thermal conductivity about 1000 times higher than that of SiO 2 (ϳ2000 W / m K versus 1.4 W / m K). However, its rough surface prohibits direct bonding to silicon wafers without extensive polishing and surface treatment. In comparison, a diamond-like-carbon (DLC) thin film possesses thermal properties similar to those of crystalline diamond while retaining high electrical resistivity. Due to this unique combination of properties, a DLC buried layer can in principle outperform the buried silicon dioxide layer in SOI. Yushin et al. 4 investigated the application of diamond to SOI technology. However, mechanical polishing was necessary in order to reduce the surface roughness of the polycrystalline diamond film before direct bonding. Song et al. 5 proposed the use of tetrahedral amorphous carbon thin films in SOI, but they only reported the properties of the carbon films without fabricating a real silicon-on-carbon structure. In this letter, we report the formation of a silicon-on-DLC (SOD) structure using ion cutting and Si/DLC direct bonding.
The DLC thin films were fabricated on 100 mm p-type Si͑100͒ wafers using plasma immersion ion implantation & deposition (PIII&D). 6 The details of this PIII-D system have been reported elsewhere. 7, 8 During deposition, a mixture of acetylene ͑20 sccm͒ and argon ͑5 sccm͒ was bled into the chamber to a working pressure of 8 ϫ 10 −4 Torr, and the plasma was sustained by a 500 W rf source. The applied voltage, repetition rate, and pulse width were −20 kV, 40 Hz, and 400 s, respectively. The deposition time was 120 min. These experimental conditions were selected based on many trial experiments in order to produce the smoothest surface while maintaining high electrical resistivity. After deposition, one set of samples were furnace annealed at 500-1000°C in a N 2 ambient for 1h. The other samples underwent rapid thermal annealing (RTA) at 900 and 1000°C for 30 s also in a N 2 ambient.
To fabricate the SOD structure, the DLC-coated acceptor wafer was bonded to a Si donor wafer that had been implanted with 6 ϫ 10 16 cm −2 hydrogen at 60 kV. Before direct bonding, both the acceptor and donor wafers were cleaned with a H 2 SO 4 :H 2 O 2 ͑10: 1͒ solvent at 120°C for 10 min, followed by rinsing in de-ionized (DI) water and spin drying. Author to whom correspondence should be addressed; electronic mail: paul.chu@cityu.edu.hk
The surfaces were then activated in a 400 W oxygen plasma (oxygen pressure of 1.3 Torr) at 100°C for 60 s. After activation, they were dipped in a modified RCA-1 solution ͑NH 4 OH: H 2 O 2 :H 2 O=1:6:30͒ at 70-75°C for 60 s, followed by DI water rinsing and spin drying again. Afterwards, the two wafers were placed with the mirror surfaces facing each other separated by three removable spacers in air at room temperature. Direct bonding occurred over the entire surface of the wafers within seconds under a small applied pressure at the center by tweezers after removing the spacers. After bonding, the pair was heated to 120°C for 2 h in air, and the temperature was raised to 200°C for another 10 h to improve the bonding strength. Subsequently, the bonded wafer was furnace annealed at 300°C for 2 h under nitrogen and the temperature was finally raised to 450°C for 10-15 min to induce splitting of the thin Si layer to complete the transfer of a thin silicon layer onto the DLC-coated silicon wafer.
In the ion-cutting process, whether or not direct bonding is successful depends very much on the surface morphology of the DLC film. Therefore, AFM was performed initially to examine the surface topography of our as-deposited DLC film, and the three-dimensional 5 m ϫ 5 m AFM image is depicted in Fig. 1 . It can be observed that using our special experimental protocols, the surface of the DLC film is very smooth and uniform with a surface roughness rms value of 0.381 nm that is good enough for direct bonding, obviating the needs for complicated lapping and polishing procedures. It should be emphasized that the excellent surface topography is a direct result of our special PIII&D process. The optimal ion energy creates good film adhesion as well as excellent surface flatness, both of which are not easily accomplished using conventional low-energy CVD deposition techniques.
In addition to the surface morphology, a high electrical resistivity is crucial to the successful operation of devices fabricated in the SOI structure. It is common knowledge that graphitization of DLC can decrease the electrical resistivity significantly. In order to investigate the graphitization trend in our DLC films during high temperature annealing, we determined the breakdown electric fields of the as-deposited and annealed samples. The breakdown field that reflects the insulating property of the thin film can be determined by the current-voltage ͑I -V͒ characteristic measured from a metal/ DLC/ Si MIS structure. Figure 2 shows the electrical breakdown fields of the samples as a function of annealing temperatures. The breakdown field of the as-deposited DLC film is 4.2 MV/ cm, which compares reasonably well with previously reported results. 5 When the samples were annealed in the furnace at temperatures under 900°C, the breakdown fields did not change. When the anneal temperature reached 900°C, the breakdown field began to decrease, but the changes were not obvious. However, when the temperature was increased to 1000°C, the breakdown field diminished significantly. It can be inferred that graphitization of our materials does not become significant until the annealing temperature reaches 1000°C and our Raman results (not shown here) are consistent with the electrical measurements. The RTA results (open circles in Fig. 2 ) indicate that after RTA at 900°C or 1000°C no appreciable graphitization can be detected from our electrical data. Based on our results, the DLC synthesized using the PIII&D process can withstand furnace annealing and RTA up to 900°C, making it compatible with TFT and even conventional CMOS processing.
In order to examine the quality of the bonding interface of the SOD structure, transmission electron microscopy (TEM) was employed. Figure 3(a) depicts the micrograph of the bonded structure showing direct evidence of the formation of the SOD structure. The thicknesses of top Si layer and buried DLC layer are about 550-600 nm and 100 nm, respectively. The damaged surface region can be easily etched away and the top silicon layer can be further reduced to the desirable thickness by dry etching. Figure 3(b) displays the high-resolution TEM image of the interfacial region between the top Si layer and buried DLC layer. The DLC layer is homogeneous and amorphous, while the Si atoms are well aligned without showing any observable structural defects. It is evident that single crystalline Si extends to the Si-DLC boundary, and the interface is as sharp as a few atomic layers. Our results clearly indicate that our process is capable of producing nearly perfect single crystal Si on DLC.
Our bonding process incorporates heating steps that give rise to chemical reactions at the interface and a higher bonding energy. Borrowing from the reactions that occur in Si-Si wafer bonding, 9 a model is proposed to describe the interfacial reactions during the annealing steps in the Si-DLC bonding process. First of all, our DLC films are fabricated using a mixture of C 2 H 2 and Ar and so the films are hydrogenated. Moreover, the H + implanted donor silicon wafer is hydrophilic. Hence, initially there exists molecular water adsorbed on the hydrophilic oxide. Water can also originate from the reaction between the two wafers 
͑1͒
Hence, strong Si-C covalent bonds form across the interface at about 120°C. The bonding strength of the bonded pair was experimentally determined by measuring the crack length induced by inserting a 0.05-mm-thick razor blade into the bonding interface to partially separate the pair. 10 The results (not shown here) indicate that the bonding strength has indeed been improved significantly after 120°C annealing. For the sample annealed at 300°C for 2 h, the bonding is sufficiently strong to withstand splitting. During these heating steps, molecular water formed from reaction (1) will oxidize the surrounding crystalline silicon and form molecular hydrogen via the reaction Si + 2H 2 O ⇒ SiO 2 + 2H 2 . ͑2͒
It should be noted that the very thin SiO 2 layer formed in reaction (2) might actually be beneficial for the electrical device properties especially if fully depleted devices are considered. Because the thermal conductivity of DLC is several hundred times higher than that of SiO 2 , 11 the very thin SiO 2 will hardly affect the thermal conductivity of the total buried layer and it also serves to prevent the interdiffusion between the top Si and buried DLC. The hydrogen gas emitted at the interface during annealing is most likely absorbed by the amorphous carbon layer. 12 However, there still exist a few interfacial bubbles in our sample as shown in Fig. 4 that is an infrared transmission photo acquired from the 300°C annealed pair. It is clear that with the exception of a few voids, most of the area has been bonded, and these bubbles may be due to adventitious hydrocarbons acting as nucleation sites. 13 These voids can decrease the effective areas of the top silicon for the subsequent device fabrication and need to be reduced. Work is being conducted in our laboratory to refine the process.
In summary, we have produced high-quality and heatresistant silicon-on-DLC materials. The DLC films synthesized by the PIII&D process exhibit outstanding surface topography and maintain excellent insulating characteristics up to an annealing temperature of 900°C. This bodes well for TFT as well as CMOS processing. The bonded interface is sharp and the top Si layer has almost perfect crystal quality. A simple model is proposed to describe the reactions occurring at the interface during the heating steps in the Si-DLC bonding process. 
